xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
SC16IS741A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 1 — 18 March 2013 18 of 55
NXP Semiconductors
SC16IS741A
Single UART with I
2
C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
[1] These registers are accessible only when LCR[7] = 0.
[2] These bits can only be modified if register bit EFR[4] is enabled.
[3] These bits are reserved and should be set to 0.
[4] After Receive FIFO or Transmit FIFO reset (through FCR[1:0]), the user must wait at least 2 T
clk
of XTAL1 before reading or writing data to RHR and THR, respectively.
[5] Burst reads on the serial interface (that is, reading multiple elements on the I
2
C-bus without a STOP or repeated START condition, or reading multiple elements on the SPI bus
without de-asserting the CS
pin), should not be performed on the IIR register.
[6] These registers are accessible only when MCR[2] = 1 and EFR[4] = 1.
[7] The special register set is accessible only when LCR[7] = 1 and not 0xBF.
[8] Enhanced Feature Registers are only accessible when LCR = 0xBF.
Enhanced register set
[8]
0x02 EFR Auto CTS Auto RTS special
character
detect
enable
enhanced
functions
software flow
control bit 3
software flow
control bit 2
software flow
control bit 1
software flow
control bit 0
R/W
0x04 XON1 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 R/W
0x05 XON2 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 R/W
0x06 XOFF1 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 R/W
0x07 XOFF2 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 R/W
Table 11. SC16IS741A internal registers
…continued
Register
address
Register Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R/W
