1
®
FN6451.0
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
| Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2007. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
ISL12021
Real Time Clock with On Chip Temp Compensation ±5ppm
Low Power RTC with V
DD
Battery Backed
SRAM and Embedded Temp
Compensation ±5ppm with Auto Day Light
Saving
The ISL12021 device is a low power real time clock with an
embedded Temp sensor for oscillator compensation,
clock/calendar, power fail, low battery monitor, brown out
indicator, single periodic or polled alarms, intelligent battery
backup switching and 128 bytes of battery-backed user
SRAM.
The oscillator uses an external, low-cost 32.768kHz crystal.
The real time clock tracks time with separate registers for
hours, minutes, and seconds. The device has calendar
registers for date, month, year and day of the week. The
calendar is accurate through 2099, with automatic leap year
correction.
Daylight Savings time adjustment is done automatically,
using parameters entered by the user. Power fail and battery
monitors offer user-selectable trip levels. A time stamp
function records the time and date of switchover from V
DD
to
battery power, and also from battery to V
DD
power.
Pinout
ISL12021
(14 LD TSSOP)
TOP VIEW
Features
Real Time Clock/Calendar
- Tracks Time in Hours, Minutes and Seconds
- Day of the Week, Day, Month and Year
On-chip Oscillator Compensation Over the Operating
Temp Range
- ±5ppm over -20°C to +70°C
Day Light Saving Time
- Customer Programmable
Separate F
OUT
pin
- 15 Selectable Frequency Outputs
1 Alarm
- Settable to the Second, Minute, Hour, Day of the Week,
Day, or Month
- Single Event or Pulse Interrupt Mode
- Dedicated IRQ
output pin
Automatic Backup to Battery or Super Cap
- Operation to V
BAT
= 1.8V
- 1.0µA Battery Supply Current
Battery Status Monitor, 2 Levels, Selectable by Customer
to:
- Seven Selectable Voltages for Each Level
Power status Brown Out Monitor
- Six selectable trip level, from 4.675V to 2.295V
- Separate Low Voltage LVRST
pin
Time Stamp during Power to Battery and Battery to Power
Cross Over
- Time Stamp. First V
DD
to V
BAT
, and Last V
BAT
to V
DD
128 Bytes Battery-Backed User SRAM
•I
2
C Interface
- 400kHz Clock Frequency
14 Ld TSSOP package
Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
Utility Meters
POS Equipment
Medical Application
Security Related Application
Vending Machine
White Goods
V
DD
IRQ
SCL
SDA
X1
X2
V
BAT
2
3
4
5
13
12
11
GND
F
OUT
LVRST
NC
NC
NC
NC
1
6
7
8
9
10
14
Data Sheet March 30, 2007
2
FN6451.0
March 30, 2007
Block Diagram
Ordering Information
PART NUMBER
(Note) PART MARKING V
DD
RANGE
TEMP RANGE
(°C)
PACKAGE
(Pb-free) PKG DWG #
Coming Soon
ISL12021IVZ*
12021 IVZ 2.7V to 5.5V -40 to +85 14 Ld TSSOP M14.173
ISL12021CVZ* 12021 CVZ 2.7V to 5.5V -20 to +70 14 Ld TSSOP M14.173
*Add “-T” suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
GND
I
2
C
INTERFACE
CONTROL
LOGIC
ALARM
FREQUENCY
OUT
RTC
DIVIDER
SDA
BUFFER
CRYSTAL
OSCILLATOR
POR
SWITCH
SCL
BUFFER
SDA
SCL
X1
X2
V
DD
V
BAT
INTERNAL
SUPPLY
V
TRIP
SECONDS
MINUTES
HOURS
DAY OF WEEK
DATE
MONTH
YEAR
USER
SRAM
CONTROL
REGISTERS
REGISTERS
IRQ
F
OUT
BR. OUT. ALM.
LVRST
Pin Descriptions
PIN
NUMBER SYMBOL DESCRIPTION
1 N/C No connect.
2X1X1. The X1 pin is the input of an inverting amplifier and is intended to be connected to one pin of an external 32.768kHz
quartz crystal. X1 can also be driven directly from a 32.768kHz source.
3X2X2. The X2 pin is the output of an inverting amplifier and is intended to be connected to one pin of an external
32.768kHz quartz crystal. X2 should be left open when X1 is driven from external source.
4V
BAT
V
BAT.
This input provides a backup supply voltage to the device. V
BAT
supplies power to the device in the event that
the V
DD
supply fails. This pin should be tied to ground if not used.
5GNDGround.
6 LVRST
Low Voltage Reset pin for VCC Brown Out Mode. Open drain Configuration
7 N/C No connect.
8 N/C No Connect
9F
OUT
F
OUT
Frequency Output, Frequency selectable through Control Register
10 SDA Serial Data (SDA). SDA is a bi-directional pin used to transfer serial data into and out of the device. It has an open
drain output and may be wire OR’ed with other open drain or open collector outputs.
11 SCL Serial Clock (SCL). The SCL input is used to clock all serial data into and out of the device.
12 IRQ
Interrupt Output IRQ. Interrupt pin. Open drain configuration.
13 V
DD
V
DD.
Power supply.
14 N/C No connect.
ISL12021
3
FN6451.0
March 30, 2007
Absolute Maximum Ratings Thermal Information
Voltage on VDD, VBAT, SCL, SDA, IRQ, F
OUT
and LVRST pins
(respect to ground). . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6.0V
Voltage on X1 and X2 pins
(respect to ground). . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 2.5V
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3014) . . . . .>2kV
Machine Model. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .>150V
Thermal Resistance (Typical, Note 1) θ
JA
(°C/W)
14 Ld TSSOP. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. θ
JA
is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
DC Operating Characteristics-RTC Test Conditions: V
DD
= +2.7 to +5.5V, Temperature = -20°C to +70°C, unless otherwise stated.
SYMBOL PARAMETER CONDITIONS MIN
TYP
(Note 7) MAX UNITS NOTES
V
DD
Main Power Supply 2.7 5.5 V
V
BAT
Battery Supply Voltage 1.8 5.5 V 2
I
DD1
Supply Current V
DD
= 5V 4.1 6.5 µA 3, 5
V
DD
= 3V 3.5 5.5 µA 3, 5
I
DD2
Supply Current (I
2
C communications
active)
V
DD
= 5V 300 500 µA 3, 4
I
DD3
Supply Current (Temperature Conversion
Active)
V
DD
= 5V 250 400 µA 3, 4
I
BAT
Battery Supply Current V
BAT
= 3V @ +25°C 1.0 1.6 µA 3
V
BAT
= 3V 1.0 2.1 µA 3
I
BATLKG
Battery Input Leakage V
DD
= 5.5V, V
BAT
= 1.8V 100 nA
I
LI
Input Leakage Current on SCL 100 nA 4
I
LO
I/O Leakage Current on SDA 100 nA 4
V
BATM
Battery Level Monitor Threshold -100 +100 mV
V
PBM
Brown Out Level Monitor Threshold -100 +100 mV
V
TRIP
V
BAT
Mode Threshold 2.1 2.2 2.6 V
V
TRIPHYS
V
TRIP
Hysteresis 10 30 50 mV
V
BATHYS
V
BAT
Hysteresis 50 mV 9
Frequency Stability vs Temperature 2.7V V
DD
3.6V, ±5 ppm 9
Frequency Stability vs Voltage 2.7V V
DD
3.6V ±3 ppm 9
ATR Sensitivity per LSB BETA (3:0) = 1000 1 ppm 9
Temperature Sensor Accuracy V
DD
= V
BAT
= 3.3 V ±3 °C 9
IRQ
, LVRST, F
OUT
V
OL
Output Low Voltage V
DD
= 5V, I
OL
= 3mA 0.4 V
V
DD
= 2.7V, I
OL
= 1mA 0.4 V
Power-Down Timing Power-Down Timing Test Conditions: V
DD
= +2.7 to +5.5V, Temperature = -20°C to +70°C, unless otherwise stated.
SYMBOL PARAMETER CONDITIONS MIN
TYP
(Note 7) MAX UNITS NOTES
V
DD SR-
V
DD
Negative Slew rate 10 V/ms 8
ISL12021

ISL12021CVZ

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
IC RTC CLK/CALENDAR I2C 14-TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet