www.gennum.com
GS1531 HD-LINX® II
Multi-Rate Serializer with ClockCleaner™
GS1531 Data Sheet
30573 - 7 February 2008 1 of 50
Key Features
SMPTE 292M and SMPTE 259M-C compliant
scrambling and NRZ NRZI encoding (with
bypass)
DVB-ASI sync word insertion and 8b/10b encoding
Rejection of more than 300ps jitter on the input
PCLK
User selectable additional processing features
including:
CRC, ANC data checksum, and line number
calculation and insertion
TRS and EDH packet generation and insertion
illegal code remapping
Internal flywheel for noise immune TRS generation
20-bit / 10-bit CMOS parallel input data bus
148.5MHz / 74.25MHz / 27MHz / 13.5MHz parallel
digital input
Automatic standards detection and indication
1.8V core power supply and 3.3V charge pump
power supply
3.3V digital I/O supply
JTAG test interface
Available in a Pb-free package
small footprint (11mm x 11mm)
Applications
SMPTE 292M Serial Digital Interfaces
SMPTE 259M-C Serial Digital Interfaces
DVB-ASI Serial Digital Interfaces
Description
The GS1531 is a multi-standard serializer with an
integrated cable driver. When used in conjunction with
the GO1555/GO1525* Voltage Controlled Oscillator, a
transmit solution can be realized for HD-SDI, SD-SDI
and DVB-ASI applications.
The device features an internal PLL, which can be
configured for loop bandwidth as narrow as 100kHz.
Thus the GS1531 can tolerate in excess of 300ps jitter
on the input PCLK and still provide output jitter well
within SMPTE specification. Connect the output clocks
from Gennum’s GS4911 clock generator directly to the
GS1531’s PCLK input and configure the GS1531’s loop
bandwidth accordingly.
In addition to serializing the input, the GS1531 performs
NRZ-to-NRZI encoding and scrambling as per SMPTE
292M/259M-C when operating in SMPTE mode. When
operating in DVB-ASI mode, the device will insert K28.5
sync characters and 8b/10b encode the data prior to
serialization.
Parallel data inputs are provided for 10-bit multiplexed
or 20-bit demultiplexed formats at both HD and SD
signal rates. An appropriate parallel clock input signal is
also required.
The integrated cable driver features an output mute on
loss of parallel clock, high impedance mode, adjustable
signal swing, and automatic dual slew rate selection
depending on HD/SD operational requirements.
The GS1531 also includes a range of data processing
functions including automatic standards detection and
EDH support. The device can also insert TRS signals,
calculate and insert line numbers and CRC’s, re-map
illegal code words and insert SMPTE 352M payload
identifier packets. All processing features are optional
and may be enabled/disabled via external control pin(s)
and/or host interface programming.
*For new designs use GO1555
GS1531 Data Sheet
30573 - 7 February 2008 2 of 50
Functional Block Diagram
GS1531 Functional Block Diagram
SDO
SDO
SDO_EN/DIS
RSET
CP_CAP
H
V
F
DIN[19:0]
IOPROC_EN/DIS
DVB_ASI
I/O
Buffer
&
demux
SMPTE
352M
generation
TRS insertion,
Line number
insertion,
CRC insertion,
data blank, code-
re-map and
flywheel
dvb-asi
bypass
RESET_TRST
Reset
HOST Interface /
JTAG test
CS_TMS
SCLK_TCK
SDIN_TDI
SDOUT_TDO
JTAG/HOST
LOCKED
V
CO
VCO
LF
LB_CONT
VCO_VCC
VCO_GND
SD/HD
20bit/10bit
DVB-ASI sync
word insert &
8b/10b encode
EDH
generation
& SMPTE
scramble
PCLK
BLANK
DETECT_TRS
SMPTE_BYPASS
Phase detector, charge pump,
VCO control & power supply
P -> S
sd/hd
ClockCleaner™
GS1531 Data Sheet
30573 - 7 February 2008 3 of 50
Contents
Key Features.................................................................................................................1
Applications...................................................................................................................1
Description ....................................................................................................................1
Functional Block Diagram .............................................................................................2
1. Pin Out .....................................................................................................................5
1.1 Pin Assignment ...............................................................................................5
1.2 Pin Descriptions ..............................................................................................6
2. Electrical Characteristics........................................................................................13
2.1 Absolute Maximum Ratings ..........................................................................13
2.2 DC Electrical Characteristics ........................................................................13
2.3 AC Electrical Characteristics.........................................................................14
2.4 Solder Reflow Profiles...................................................................................16
3. Input/Output Circuits ..............................................................................................17
3.1 Host Interface Maps......................................................................................19
3.1.1 Host Interface Map (Read Only Registers).........................................20
3.1.2 Host Interface Map (R/W Configurable Registers) .............................21
4. Detailed Description ...............................................................................................22
4.1 Functional Overview .....................................................................................22
4.2 Parallel Data Inputs.......................................................................................22
4.2.1 Parallel Input in SMPTE Mode............................................................23
4.2.2 Parallel Input in DVB-ASI Mode..........................................................23
4.2.3 Parallel Input in Data-Through Mode..................................................23
4.2.4 Parallel Input Clock (PCLK) ................................................................24
4.3 SMPTE Mode................................................................................................25
4.3.1 Internal Flywheel.................................................................................25
4.3.2 HVF Timing Signal Extraction.............................................................25
4.4 DVB-ASI mode..............................................................................................26
4.4.1 Control Signal Inputs ..........................................................................27
4.5 Data-Through Mode......................................................................................28
4.6 Additional Processing Functions...................................................................28
4.6.1 Input Data Blank .................................................................................28
4.6.2 Automatic Video Standard Detection..................................................28
4.6.3 Packet Generation and Insertion ........................................................30
4.7 Parallel-To-Serial Conversion .......................................................................37
4.8 Serial Digital Data PLL..................................................................................38
4.8.1 External VCO......................................................................................38
4.8.2 Lock Detect Output .............................................................................38
4.8.3 Loop Bandwidth Adjustment ...............................................................39
4.9 Serial Digital Output ......................................................................................39
4.9.1 Output Swing ......................................................................................39

GS1531-CBE2

Mfr. #:
Manufacturer:
Semtech
Description:
Video ICs BGA-100 Pin
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet