GS1532 Data Sheet
21498 - 8 February 2007 4 of 51
3.9.2 Serial Digital Output Mute...................................................................42
3.10 GSPI Host Interface ....................................................................................42
3.10.1 Command Word Description.............................................................43
3.10.2 Data Read and Write Timing ............................................................44
3.10.3 Configuration and Status Registers ..................................................45
3.11 JTAG...........................................................................................................45
3.12 Device Power Up ........................................................................................47
3.13 Device Reset...............................................................................................47
4. Application Reference Design................................................................................48
4.1 Typical Application Circuit.............................................................................48
5. References & Relevant Standards.........................................................................49
6. Package & Ordering Information............................................................................50
6.1 Package Dimensions ....................................................................................50
6.2 Packaging Data.............................................................................................51
6.3 Ordering Information .....................................................................................51
7. Revision History .....................................................................................................52
GS1532 Data Sheet
21498 - 8 February 2007 5 of 51
1. Pin Out
1.1 Pin Assignment
DVB_ASI
IOPROC_EN/DIS
SDOUT_TDO
SDIN_TDI
SCLK_TCK
F
V
H
DIN0
DIN1
IO_GND
BLANK
CORE_GND
CORE_VDD
JTAG/HOST
CS_TMS
RESET_TRST
VCO_VCC
CP_GND
VCO_GND
LF
VCO
LOCKED
CP_CAP
CORE_GND
CORE_VDD
DIN19
DIN18
IO_VDD
PCLK
LB_CONT
VCO
DETECT_TRS
CP_VDD
PD_VDD
PD_GND
20bit/10bit
SMPTE_BYPASS
RSET
DIN17
IO_VDD
DIN2
DIN3
DIN4
DIN5
DIN6
DIN7
DIN8
DIN9
IO_GND
IO_VDD
DIN10
DIN11
DIN12
DIN13
DIN14
DIN15
DIN16
IO_GND
1
80
SD/HD
2
3
4
5
6
7
79
78
77
76
75
74
73
8
9
10
11
12
13
14
72
71
70
69
68
67
66
65
64
63
62
61
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
NC
NC
CD_VDD
SDO
SDO
CD_GND
SDO_EN/DIS
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
RSV
NC
NC
GS1532 Data Sheet
21498 - 8 February 2007 6 of 51
1.2 Pin Descriptions
Table 1-1: Pin Descriptions
Pin
Number
Name Timing Type Description
1 CP_VDD Power Power supply connection for the charge pump. Connect to +3.3V DC
analog.
2 PD_GND Power Ground connection for the phase detector. Connect to analog GND.
3 PD_VDD Power Power supply connection for the phase detector. Connect to +1.8V DC
analog.
4, 6-8, 10,
14-17, 31,
65, 66, 70,
71
NC No connect.
5 RSV Reserved. Connect to Analog GND.
9 DVB_ASI Non
Synchronous
Input CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
When set HIGH in conjunction with SD/HD
= HIGH and SMPTE_BYPASS
= LOW, the device will be configured to operate in DVB-ASI mode.
When set LOW, the device will not support the encoding of received
DVB-ASI data.
11 SD/HD
Non
Synchronous
Input CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
When set LOW, the device will be configured to transmit signal rates of
1.485Gb/s or 1.485/1.001Gb/s only.
When set HIGH, the device will be configured to transmit signal rates of
270Mb/s only.
12 20bit/10bit
Non
Synchronous
Input CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to select the input data bus width in SMPTE or Data-Through
modes. This signal is ignored in DVB-ASI mode.
When set HIGH, the parallel input will be 20-bit demultiplexed data.
When set LOW, the parallel input will be 10-bit multiplexed data.

GS1532-CFE3

Mfr. #:
Manufacturer:
Semtech
Description:
Serializers & Deserializers - Serdes LQFP-80pin
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet