NCP1855
www.onsemi.com
19
Table 5. REGISTERS MAP
Bit Function
RST
Value
NameResetType
CTRL2 REGISTER − Memory location : 02
7
RW OFF STATE, POR,
REG_RST, OTGMODE
WDTO_DIS 0 Disable watchdog timer
0: Watchdog timer enable
1: Watchdog timer disable
6 RW OFF STATE, POR,
REG_RST, OTGMODE
CHGTO_DIS 0 Disable charge timer
0: Charge timer enable
1: Charge timer disable
5 RW OFF STATE, POR,
REG_RST, OTGMODE
PWR_PATH 0 Power Path Management:
0: Power Path disable
1: Power Path enable
4 RW OFF STATE, POR,
REG_RST
TRANS_EN_REG 1 Trans pin operation enable:
0 : Trans pin is still off
1 : Trans pin is supply
3 R Reserved
2 RW OFF STATE, POR,
REG_RST, OTGMODE
IINSET_PIN_EN 1 Enable input current set pin:
0: Input current limit and AICL control by I
2
C
1: Input current limit and AICL control by pins ILIMx
1 RW OFF STATE, POR,
REG_RST, OTGMODE
IINLIM_EN 1 Enable input current limit:
0: No input current limit
1: Input current limit is IINLIM[3:0]
0 RW OFF STATE, POR,
REG_RST, OTGMODE
AICL_EN 0 Enable automatic charge current:
0: No AICL
1: AICL
STAT_INT REGISTER − Memory location : 03
7−6
R No_Reset RESERVED
5 RCDual OFF STATE, POR,
REG_RST
TWARN 0 0 : Silicon temperature is below TWARN threshold
1 : Silicon temperature is above TWARN threshold
4 RCDual OFF STATE, POR,
REG_RST
TM1 0 0 : Silicon temperature is below T1 threshold
1 : Silicon temperature is above T1 threshold
3 RCDual OFF STATE, POR,
REG_RST
TM2 0 0 : Silicon temperature is below T2 threshold
1 : Silicon temperature is above T2 threshold
2 RCDual OFF STATE, POR,
REG_RST
TSD 0 0 : Silicon temperature is below TSD threshold
1 : Silicon temperature is above TSD threshold
1 R No_Reset RESERVED 0
0 RCDual OFF STATE,
REG_RST,
POR, OTGMODE
VBUSOK 0 0: charger not in USB range
1: charger in USB charging range VBUSUV < VIN
< VBUSOV
CH1_INT REGISTER − Memory location : 04
7−5
R No_Reset RESERVED 0
4 RCDual OFF STATE,
REG_RST,
POR, OTGMODE
VINLO 0 VIN changer detection interrupt:
1: VIN − VBAT > VCHGDET and VIN < VINDET
3 RCDual OFF STATE,
REG_RST,
POR, OTGMODE
VINHI 0 VIN over voltage lock out interrupt:
1: VIN > VINOV
2 R No_Reset RESERVED 0
1 RCDual OFF STATE,
REG_RST,
POR, OTGMODE
BUCKOVP 0 VBAT over voltage interrupt:
1: VBAT > VOVP
0 R No_Reset CHINT2 0 charger related interrupt (CH2_INT register)
NCP1855
www.onsemi.com
20
Table 5. REGISTERS MAP
Bit Function
RST
Value
NameResetType
CH2_INT REGISTER − Memory location : 05
7
R No_Reset RESERVED 0
6 R No_Reset RESERVED 0
5 R No_Reset RESERVED 0
4 R No_Reset RESERVED 0
3 RCSingle OFF STATE, POR,
REG_RST, TRM_RST,
OTGMODE
WDTO 0 watchdog timeout expires interrupt:
1: 32s timer expired.
2 RCSingle OFF STATE, POR,
REG_RST, TRM_RST,
OTGMODE
USBTO 0 usb timeout expires interrupt:
1: 2048s timer expired
1 RCSingle OFF STATE, POR,
REG_RST, TRM_RST,
OTGMODE
CHGTO 0 charge timeout expires interrupt:
1: 3600s timer expired
0 R No_Reset CHINT1 0 charger related interrupt (CH1_INT register)
BST_INT REGISTER − Memory location : 06
7−4
R No_Reset RESERVED 0000
3 RCDual OFF STATE, BOOST
START UP STATE,
POR, REG_RST,
CHGMODE
VOBSTOL2 0 vbus overload interrupt:
1: Vbus voltage < V
OBSTOL2
2 RCSingle OFF STATE, POR,
REG_RST, CHGMODE
VOBSTOL1 0 vbus overload interrupt:
1: VCAP voltage < V
OBSTOL1
1 RCDual OFF STATE, POR,
REG_RST, CHGMODE
VBUSOV 0 vbus overvoltage interrupt:
1: Vbus voltage < VBUSOV
0 RCDual OFF STATE, POR,
REG_RST, CHGMODE
VBAT_NOK 0 vbat out of range interrupt:
1: V
IBSTH
< Vbat voltage < VIBSTL
VIN_SNS REGISTER − Memory location : 07
7
R No_Reset VINOVLO_SNS 0 VIN over voltage lock out comparator
1: VIN > VINOV
6 R No_Reset RESERVED 0
5 R No_Reset VBUSOV_SNS 0 VIN not is USB range comparator
1: VIN > VBUSOV
4 R No_Reset VBUSUV_SNS 0 VIN not is USB range comparator
1: VIN < VBUSUV
3 R No_Reset VINDET_SNS 0 VIN voltage detection comparator
1: VIN > VINDET
2 R No_Reset VCHGDET_SNS 0 VIN changer detection comparator
1: VIN − VBAT > VCHGDET
1 R No_Reset VOBSTOL2_SNS 0 VIN OTG under voltage comparator
1: Vbus voltage < V
OBSTOL2
0 R No_Reset RESERVED 0
NCP1855
www.onsemi.com
21
Table 5. REGISTERS MAP
Bit Function
RST
Value
NameResetType
VBAT_SNS REGISTER − Memory location : 08
7
R No_Reset RESERVED 0
6 R No_Reset VBAT_OV_SNS 0 VBAT over voltage comparator
1: VBAT > VOVP
5 R No_Reset VRECHG_OK_SNS 0 VBAT recharge comparator
1: VBAT > VRECHG
4 R No_Reset VFET_OK_SNS 0 VBAT weak charge comparator
1: VBAT > VFET
3 R No_Reset VPRE_OK_SNS 0 VBAT precharge comparator
1: VBAT > VPRE
2 R No_Reset VSAFE_OK_SNS 0 VBAT safe comparator
1: VBAT > VSAFE
1 R No_Reset IEOC_OK_SNS 0 End of charge current comparator
1: ICHARGE > IEOC
0 R No_Reset RESERVED 0
TEMP_SNS REGISTER − Memory location : 09
7
R No_Reset RESERVED 0
6 R No_Reset RESERVED 0
5 R No_Reset RESERVED 0
4 R No_Reset RESERVED 0
3 R No_Reset TSD_SNS 0 Chip thermal shut down comparator
1: Chip Temp > TSD
2 R No_Reset TM2_SNS 0 Chip thermal shut down comparator
1: Chip Temp > tm2
1 R No_Reset TM1_SNS 0 Chip thermal shut down comparator
1: Chip Temp > tm1
0 R No_Reset TWARN 0 Chip thermal shut down comparator
1: Chip Temp > twarn
STAT_MSK REGISTER − Memory location : 0A
7
R No_Reset RESERVED 0
6 R No_Reset RESERVED 0
5 RW OFF STATE,
POR, REG_RST
TWARN_MASK 0 TWARN interruption mask bit.
4 RW OFF STATE,
POR, REG_RST
TM1_MASK 0 TM1 interruption mask bit.
3 RW OFF STATE,
POR, REG_RST
TM2_MASK 0 TM2 interruption mask bit.
2 RW OFF STATE,
POR, REG_RST
TSD_MASK 0 TSD interruption mask bit.
1 R No_Reset RESERVED 0
0 RW OFF STATE, POR,
REG_RST, OTGMODE
VBUSOK_MASK 0 VBUSOK interruption mask bit.

NCP1855FCCT1G

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Battery Management 2.5A SWITCHING BATTERY CH
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet