OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

IP4855CX25Z

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P27P28-P30
IP4855CX25 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 2 — 24 May 2013 22 of 30
NXP Semiconductors
IP4855CX25
SD 3.0-compliant memory card integrated dual voltage level translator
PCB Z
o
=25, trace length = 100 mm, t
PD
= maximum, slow driver model
Fig 12. Detailed description of a DDR50 read cycle, worst case timing
LQYDOLG LQYDOLG
(0,),/7(5
&/.B6'
+267
,17(5)$&(
,2
,2
))
))
,2%8))(
5
GDWD LQYDOLG LQYDOLG LQYDOLGGDWD
GDWD GDWD GDWD
6'&$5'
(0,),/7(5
&/.B,1
&/.B)%
',5B;
DDD
W
3'
+RVWVLGHSLQV&/.B,1WR&/.B)%
W
3'
0HPRU\FDUGVLGHLQSXWVWR
KRVWVLGHRXWSXWV
W
2'/<[
2XWSXWGHOD\WLPHGXULQJGDWDWUDQVIHUPRGH
6HH6'SK\VLFDOOD\HUVSHFLILFDWLRQIRUGHWDLOV
&/.B6'
&/.B)%
&/.B,1
KRVW
'$7$>@
6'RXWSXW
'$7$>@
KRVWLQSXW
W
2'/<;PD[
QV
,IDULVLQJHGJHRI&/.B,1LVXVHGWRWULJJH
U
DUHDGWKHDFWXDOGDWDLVUHDGLQWRWKHKRVW
RQWKHIROORZLQJIDOOLQJ&/.B)%HGJH
''5UHDGPRGHZRUVWFDVHWLPLQJ
QV
QV
QV
GDWD
LQYDOLG
,3&;
&0'B6'
'$7$B>@B6'
&0'B+
'$7$>@B+












 
IP4855CX25 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 2 — 24 May 2013 23 of 30
NXP Semiconductors
IP4855CX25
SD 3.0-compliant memory card integrated dual voltage level translator
14. Test information
Definitions test circuit:
R
source
= source resistance of pulse generator.
R
term
= termination resistance should be equal to output impedance Z
o
of pulse generator.
C
L
= load capacitance including jig and probe capacitance.
R
L
= load resistance.
Fig 13. Load circuitry for measuring switching time
 
SXOVHZLGWK


9
9
,
9
,
QHJDWLYH
LQSXW
SRVLWLYH
LQSXW
9
 


W
IR
W
UR
W
UR
W
IR
DDD
'87
9
&&
9
6833/<
9
,
9
2
5
WHUP
5
VRXUFH
5
/
&
/
38/6(
*(1(5$
725
'87
ȍ
SXOVHZLGWK
IP4855CX25 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 2 — 24 May 2013 24 of 30
NXP Semiconductors
IP4855CX25
SD 3.0-compliant memory card integrated dual voltage level translator
15. Package outline
Fig 14. Package outline IP4855CX25 (WLCSP25)
wlcsp25_5x5_po
European
projection
WLCSP25: wafer level chip-size package; 25 bumps (5 x 5)
bump A1
index area
D
E
X
detail X
A
A
2
A
1
e
1
e
1
e
e
b
E
D
C
B
A
12345
Table 16. Dimensions of IP4855CX25 for Figure 14
Symbol Min Typ Max Unit
A 0.44 0.47 0.50 mm
A
1
0.18 0.20 0.22 mm
A
2
0.25 0.27 0.29 mm
b 0.21 0.26 0.31 mm
D 1.99 2.04 2.09 mm
E 1.99 2.04 2.09 mm
e-0.4-mm
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P27P28-P30

IP4855CX25Z

Mfr. #:
Buy IP4855CX25Z
Manufacturer:
Nexperia
Description:
Translation - Voltage Levels SD 3.0-Compliant Memory Card
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet