Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
SC68C752BIBS,151
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P33
P34-P36
P37-P39
P40-P42
P43-P45
P46-P48
SC68C752B_4
© NXP B.V
. 2010. All rights r
eserved.
Product data sheet
Rev
. 04 —
20 January 2010
37 of 48
NXP Semiconductors
SC68C752B
5 V
, 3.3 V and 2.5
V dual UART
, 5 Mbit/s (max
.), with 64-
byte FIFO
s
(1)
CS
timing during a w
rite cycle. See
Figure 1
5
.
(2)
CS
timing during a read cycle. See
Figure 14
.
Fig 16.
Mode
m input/output timing
t
d7
change of state
t
d8
t
d8
t
d9
002aab08
9
t
d8
change of state
change of state
change of state
active
active
active
active
active
active
active
change of state
RTSA, R
TSB
DTRA, DTRB
CS (write)
(1)
CD
A, CDB
CTSA, CTSB
DSRA, DSRB
IRQ
CS (read)
(2)
RIA, RIB
Fig 17.
External clock timing
external clock
002aac35
7
t
w(clk)
t
WL
t
WH
f
XTAL1
1
t
wc
l
k
()
--------------
-
=
SC68C752B_4
© NXP B.V
. 2010. All rights r
eserved.
Product data sheet
Rev
. 04 —
20 January 2010
38 of 48
NXP Semiconductors
SC68C752B
5 V
, 3.3 V and 2.5
V dual UART
, 5 Mbit/s (max
.), with 64-
byte FIFO
s
Fig 18.
Receive timing
D0
D1
D2
D3
D4
D5
D6
D7
active
active
16 baud rate clock
002aab09
0
t
d11
next
data
Star
t
bit
Stop
bit
parity
bit
Star
t
bit
t
d10
RXA, RXB
IRQ
CS (read)
data bits (0 to 7)
5 data bits
6 data bits
7 data bits
Fig 19.
Rece
ive ready timing in non-FIF
O mode
D0
D1
D2
D3
D4
D5
D6
D7
002aab091
next
data
Star
t
bit
Stop
bit
parity
bit
t
d15
RXA, RXB
RXRD
Y
A,
RXRD
YB
CS (read)
active data
ready
Star
t
bit
data bits (0 to 7)
active
t
d16
SC68C752B_4
© NXP B.V
. 2010. All rights r
eserved.
Product data sheet
Rev
. 04 —
20 January 2010
39 of 48
NXP Semiconductors
SC68C752B
5 V
, 3.3 V and 2.5
V dual UART
, 5 Mbit/s (max
.), with 64-
byte FIFO
s
Fig 20.
Receive ready
timing in FIFO mode
D0
D1
D2
D3
D4
D5
D6
D7
002aab092
first byte that
reaches the
trigger lev
el
Stop
bit
parity
bit
t
d15
RXA, RXB
RXRD
Y
A,
RXRD
YB
CS (read)
active data
ready
Star
t
bit
data bits (0 to 7)
active
t
d16
Fig 21.
T
ransmit timing
D0
D1
D2
D3
D4
D5
D6
D7
active
transmitter ready
active
16 baud rate clock
002aab093
t
d14
Star
t
bit
t
d12
TXA, TXB
IRQ
CS (write)
data bits (0 to 7)
active
t
d13
5 data bits
6 data bits
7 data bits
parity
bit
Stop
bit
next
data
Star
t
bit
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P33
P34-P36
P37-P39
P40-P42
P43-P45
P46-P48
SC68C752BIBS,151
Mfr. #:
Buy SC68C752BIBS,151
Manufacturer:
NXP Semiconductors
Description:
IC UART DUAL W/FIFO 32-HVQFN
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
SC68C752BIB48,151
SC68C752BIB48,128
SC68C752BIB48,157
SC68C752BIBS,128
SC68C752BIBS,151
SC68C752BIBS,157