4
IDT72T6360 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE
x9, x18, x36 BIT WIDE CONFIGURATION
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
FEBRUARY 10, 2009
DESCRIPTION
The IDT72T6360 sequential flow-control device is a device incorporating
a seamless connection to external DDR SDRAM for significant storage
capacity supporting high-speed applications. Both read and write ports of the
sequential flow-control can operate independently at up to 166MHz. There
is a user selectable correction feature that will correct any erroneous single
data bit when reading from the SDRAM.
The independent read and write ports each has associated read and write
clocks, enables, and chip selects. Both ports can operate either synchro-
nously or asynchronously. Other features include bus-matching, program-
mable status flags with selectable synchronous/asynchronous timing modes,
IDT Standard or FWFT mode timing, and JTAG boundary scan functionality.
The bus-matching feature will allow the inputs and outputs to be configured
to x36, x18, or x9 bus width. There are four default offset values available
for the programmable flags (PAE/PAF), as well as the option of serially
programming the offsets to a specific value.
The device package is 19mm x 19mm 324-pin PBGA. It operates at a 2.5V
core voltage with selectable 2.5V or 3.3V I/Os. The I/O interface to the SDRAM
will be 2.5V SSTL_2 only and not 3.3V tolerant. Both industrial and commercial
temperature ranges will be offered.
The sequential flow-control device controls individual DDR SDRAM of either
128Mb or 256Mb. The device will support industry standard DDR specification
memories (note DDR II is not supported), which include vendors such as
Samsung, Micron, and Infineon. The data bus connected to the DDR SDRAM
can be 16-bit, 32-bit, or 64-bits wide. The sequential flow-control device can
independently control up to four separate external memories for a maximum of
density of 1Gb (128MB). Depth expansion mode is available for applications
that require more than 1Gb of storage memory.
