xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
TDA9983B_1 © NXP B.V. 2008. All rights reserved.
Product data sheet Rev. 01 — 20 May 2008 46 of 119
NXP Semiconductors
TDA9983B
150 MHz pixel rate HDMI transmitter
SC_VS_LUT_36 3Fh W VS_LUT36[7:0] XXXX XXXX
SC_VS_LUT_37 40h W VS_LUT37[7:0] XXXX XXXX
SC_VS_LUT_38 41h W VS_LUT38[7:0] XXXX XXXX
SC_VS_LUT_39 42h W VS_LUT39[7:0] XXXX XXXX
SC_VS_LUT_40 43h W VS_LUT40[7:0] XXXX XXXX
SC_VS_LUT_41 44h W VS_LUT41[7:0] XXXX XXXX
SC_VS_LUT_42 45h W VS_LUT42[7:0] XXXX XXXX
SC_VS_LUT_43 46h W VS_LUT43[7:0] XXXX XXXX
SC_VS_LUT_44 47h W VS_LUT44[7:0] XXXX XXXX
Not used 48h - - 0000 0000
::: : :
Not used 9Fh - - 0000 0000
VIDFORMAT A0h W x xxxx VIDFORMAT[2:0] 0000 0000
REFPIX_MSB A1h W x xxxxxPRESET_PIX[9:8] 0000 0000
REFPIX_LSB A2h W PRESET_PIX[7:0] 0000 0001
REFLINE_MSB A3h W x xxxxxPRESET_LINE[9:8] 0000 0000
REFLINE_LSB A4h W PRESET_LINE[7:0] 0000 0001
NPIX_MSB A5h W x xxxxx NPIX[9:8] 0000 0000
NPIX_LSB A6h W NPIX[7:0] 0000 0000
NLINE_MSB A7h W x xxxxx NLINE[9:8] 0000 0000
NLINE_LSB A8h W NLINE[7:0] 0000 0000
Not used A9h - - 0000 0000
::: : :
Not used BCh - - 0000 0000
VWIN_START_1_MSB BDh W x xxxxxVWIN_START_1[9:8] 0000 0000
VWIN_START_1_LSB BEh W VWIN_START_1[7:0] 0000 0000
VWIN_END_1_MSB BFh W x xxxxxVWIN_END_1[9:8] 0000 0000
VWIN_END_1_LSB C0h W VWIN_END_1[7:0] 0000 0000
VWIN_START_2_MSB C1h W x xxxxxVWIN_START_2[9:8] 0000 0000
VWIN_START_2_LSB C2h W VWIN_START_2[7:0] 0000 0000
VWIN_END_2_MSB C3h W x xxxxxVWIN_END_2[9:8] 0000 0000
VWIN_END_2_LSB C4h W VWIN_END_2[7:0] 0000 0000
Table 51. I
2
C-bus registers of memory page 01h
[1]
…continued
Register Sub
addr
R/W Bit Default
value
7 (MSB) 6 5 4 3 2 1 0 (LSB)
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
TDA9983B_1 © NXP B.V. 2008. All rights reserved.
Product data sheet Rev. 01 — 20 May 2008 47 of 119
NXP Semiconductors
TDA9983B
150 MHz pixel rate HDMI transmitter
[1] R: reading register
W: writing register
x: bit must be set to default value for proper operation
-: not used
DE_START_MSB C5h W x xxxxxDE_START[9:8] 0000 0000
DE_START_LSB C6h W DE_START[7:0] 0000 0000
DE_STOP_MSB C7h W x xxxxx DE_END[9:8] 0000 0000
DE_STOP_LSB C8h W DE_END[7:0] 0000 0000
Not used C9h - --------0000 0000
TBG_CNTRL_0 CAh W SYNC_
ONCE
SYNC_
MTHD
FRAME_
DIS
x TOP_EXT DE_EXT TOP_SEL TOP_TGL 0000 0000
Not used CBh - - 0000 0000
::: : :
Not used FEh - - 0000 0000
CURPAGE_ADR FFh W CURPAGE_ADR[7:0] 0000 0000
Table 51. I
2
C-bus registers of memory page 01h
[1]
…continued
Register Sub
addr
R/W Bit Default
value
7 (MSB) 6 5 4 3 2 1 0 (LSB)
TDA9983B_1 © NXP B.V. 2008. All rights reserved.
Product data sheet Rev. 01 — 20 May 2008 48 of 119
NXP Semiconductors
TDA9983B
150 MHz pixel rate HDMI transmitter
9.4.1 Scaler control registers
Table 52. SC_VIDFORMAT register (address 00h) bit description
Legend: * = default value
Bit Symbol Access Value Description
7 and 6 LUT_SEL[1:0] W look-up table select
00* default coefficient set #1 (video)
01 default coefficient set #2 (enhanced sharpness)
1X coefficient set as programmed via I
2
C-bus
5 to 3 VID_FORMAT_O[2:0] W video format output
000* 480p 60 Hz
001 576p 50 Hz
010 720p 50 Hz/60 Hz
011 1080i 50 Hz/60 Hz
1XX customized format
2 to 0 VID_FORMAT_I[2:0] W video format input
000* 480i 60 Hz
001 576i 50 Hz
010 480p 60 Hz
011 576p 50 Hz
1XX customized format
Table 53. SC_CNTRL register (address 01h) bit description
Legend: * = default value
Bit Symbol Access Value Description
7 to 4 x W 0000* undefined
3 IL_OUT_ON W interlaced output on
0* internal line phase toggle is ignored
1 interlaced output; output lines depend on
internal line phase toggle
2 PHASES_V W vertical phases
0* 90 vertical phases
1 54 vertical phases
1 VS_ON W vertical scaler on
0* vertical scaler off
1 vertical scaler on
0 DEIL_ON W deinterlacer on
0* deinterlacer off
1 deinterlacer on

TDA9983BHW/8/C1,51

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
IC HDMI TX 81MHZ 80-HTQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet