TC58NVG1S3ETAI0
2012-09-01C
43
Page Copy (2)
By using Page Copy (2), data in a page can be copied to another page after the data has been read out.
When the block address changes (increments) this sequenced has to be started from the beginning.
Page Copy (2) operation is as following.
1 Data for Page N is transferred to the Data Cache.
2 Data for Page N is read out.
3 Copy Page address M is input and if the data needs to be changed, changed data is input.
4 Data Cache for Page M is transferred to the Page Buffer.
5 After the Ready state, Data for Page N
+ P1 is output from the Data Cache while the data of Page M is being programmed.
When changing data,
changed data is input.
1
3
4 5
2
t
R
t
DCBSYW2
t
DCBSYR2
BYRY/
00
Command
input
Address
CA0 to CA11, PA0 to PA16
(Page N)
Address input
30
Address input
8C
A
Data input 15 00
Address input
3A Data output
Address
CA0 to CA11, PA0 to PA16
(Page M)
Address
CA0 to CA11, PA0 to PA16
(Page N+P1)
A
Data output
Col = 0 start Col = 0 start
Data Cache
Page Buffer
Cell Array
1 2 3 4 5
Page N
Data for Page N
Data for Page N
Page M
Page N + P1
Data for Page N + P1
Data for Page M
TC58NVG1S3ETAI0
2012-09-01C
44
6 Copy Page address (M + R1) is input and if the data needs to be changed, changed data is input.
7 After programming of page M is completed, Data Cache for Page M
+ R1 is transferred to the Page Buffer.
8 By the 15h command, the data in the Page Buffer is programmed to Page M
+ R1. Data for Page N + P2 is transferred to the Data cache.
9 The data in the Page Buffer is programmed to Page M
+ Rn 1. Data for Page N + Pn is transferred to the Data Cache.
BY/RY
8
9
6
7
t
DCBSYW2
t
DCBSYR2
t
DCBSYR2
When changing data,
changed data is input.
Command
input
Address
CA0 to CA11, PA0 to PA16
(Page M+R1)
B
00
Address input
3A
Data output
Address input
8C
Data input
15 00
Address input
3A
Data output
Address
CA0 to CA11, PA0 to PA16
(Page N+P2)
Address
CA0 to CA11, PA0 to PA16
(Page N+Pn)
A
B A
Col = 0 start Col = 0 start
Data Cache
Page Buffer
Cell Array
6
7
8
Page M
Data for Page M + R1
Data for Pa
g
e M
+
R1
Data for Page N + P2
Data for Page N + Pn
Page M + R1
Page N + P2
Page N + P1
Page M + Rn 1
Page N + Pn
Page M + Rn 1
9
TC58NVG1S3ETAI0
2012-09-01C
45
10 Copy Page address (M + Rn) is input and if the data needs to be changed, changed data is input.
11 By issuing the 10h command, the data in the Page Buffer is programmed to Page M
+ Rn.
(*1) Since the last page programming by the 10h command is initiated after the previous cache program, the t
PROG
here will be expected as the following,
t
PROG
= t
PROG
of the last page + tPROG of the previous page ( command input cycle + address input cycle + data output/input cycle time of the last page)
NOTE) This operation needs to be executed within District-0 or District-1.
Data input is required only if previous data output needs to be altered.
If the data has to be changed, locate the desired address with the column and page address input after the 8Ch command, and change only the data that needs be changed.
If the data does not have to be changed, data input cycles are not required.
Make sure
WP is held to High level when Page Copy (2) operation is performed.
Also make sure the Page Copy operation is terminated with 8Ch-10h command sequence
Data Cache
Page Buffer
Cell Array
Page M
+ Rn 1
Data for Page M + Rn
Data for Page M + Rn
Page M + Rn
10
11
BY/RY
10
11
t
PROG
(*1)
Command
input
Address
CA0 to CA11, PA0 to PA16
(Page M+Rn)
Address input
8C
Data input
10 70
Status output
B
B

TC58NVG1S3ETAI0

Mfr. #:
Manufacturer:
Toshiba Memory
Description:
NAND Flash 3.3V 2Gb 43nm SLC NAND (EEPROM)
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet