MT9V032
www.onsemi.com
19
Table 7. DEFAULT REGISTER DESCRIPTIONS (continued)(1 = always 1;0 = always; d = programmable; ? = read only)
Register # (Hex) Default Value (Hex)Data Format (Binary)Description
0xA7 Reserved 0x0000
0xA8 AEC LPF 0000 0000 0000 00dd 0x0000
0xA9 AGC Update Frequency 0000 0000 0000 dddd 0x0002
0xAA Reserved 0x0000
0xAB AGC LPF 0000 0000 0000 00dd 0x0002
0xAF AEC/AGC Enable 0000 0000 0000 00dd 0x0003
0xB0 AEC/AGC Pix Count dddd dddd dddd dddd 0xABE0
0xB1 LVDS Master Ctrl 0000 0000 0000 dddd 0x0002
0xB2 LVDS Shift Clk Ctrl 0000 0000 000d 0ddd 0x0010
0xB3 LVDS Data Ctrl 0000 0000 000d 0ddd 0x0010
0xB4 Data Stream Latency 0000 0000 0000 00dd 0x0000
0xB5 LVDS Internal Sync 0000 0000 0000 000d 0x0000
0xB6 LVDS Payload Control 0000 0000 0000 000d 0x0000
0xB7 Stereoscop. Error Ctrl 0000 0000 0000 0ddd 0x0000
0xB8 Stereoscop. Error Flag 0000 0000 0000 000? RO
0xB9 LVDS Data Output ???? ???? ???? ???? RO
0xBA AGC Gain Output 0000 0000 0??? ???? RO
0XBB AEC Gain Output ???? ???? ???? ???? RO
0xBC AGC/AEC Current Bin 0000 0000 00?? ???? RO
0xBD Maximum Shutter Width dddd dddd dddd dddd 0x01E0
0xBE AGC/AEC Bin Difference Threshold 0000 0000 dddd dddd 0x0014
0xBF Field Blank 0000 000d dddd dddd 0x0016
0xC0 Mon Mode Capture Ctrl 0000 0000 dddd dddd 0x000A
0xC1 Temperature 0000 00?? ???? ???? RO
0xC2 Analog Controls dddd dddd dddd dddd 0x0840
0xC3 NTSC FV & LV Ctrl 0000 0000 0000 00dd 0x03840
0xC4 NTSC Horiz Blank Ctrl dddd dddd dddd dddd 0x4416
0xC5 NTSC Vert Blank Ctrl dddd dddd dddd dddd 0x4421
0xF0 Bytewise Addr 0x0000
0xF1 Reserved Reserved
0xFE Register Lock dddd dddd dddd dddd 0xBEEF
0xFF Chip Version 0001 0011 0000 0000 Iter. 1: 0x1311
Iter. 2 : 0x1311
Iter. 3: 0x1313
MT9V032
www.onsemi.com
20
Shadowed Registers
Some sensor settings cannot be changed during frame
readout. For example, changing the register Window Width
(R0x04) part way through frame readout results in
inconsistent LINE_VALID behavior. To avoid this, the
MT9V032 double buffers many registers by implementing
a “pending” and a “live” version. Twowire serial interface
reads and writes access the pending register. The live
register controls the sensor operation. The value in the
pending register is transferred to a live register at a fixed
point in the frame timing, called “framestart.” Framestart
is defined as the point at which the first dark row is read out.
By default, this occurs four row times before
FRAME_VALID goes HIGH. To determine which registers
or register fields are doublebuffered in this way, see the
“Shadowed” column in Table 8.
Shadowed
N = No. The register value is updated and used
immediately.
Y = Yes. The register value is updated at next frame
start. Frame start is defined as when the first dark row
is read out. By default this is four rows before
FRAME_VALID goes HIGH.
Read/Write
R = Readonly register/bit.
W = Read/Write register/bit.
Table 8 provides a detailed description of the registers. Bit
fields that are not identified in the table are read only.
Table 8. REGISTER DESCRIPTIONS
Bit Bit Name Bit Description
Default
in Hex
(Dec)
Shad-
owed
Legal
Values
(Dec)
Read/
Write
0X00/0XFF (0/255) CHIP VERSION
15:0
Chip Version Chip version—readonly Iter. 1:
0x1311
(4881)
Iter. 2:
0x1311
(4881)
Iter. 3:
0x1313
(4883)
R
0X01 (1) COLUMN START
9:0
Column Start The first column to be read out (not counting dark
columns that may be read). To window the image down, set
this register to the starting X value. Readable/active col-
umns are 1–752.
1 Y 1–752 W
0X02 (2) ROW START
8:0
Row Start
The first row to be read out (not counting any dark rows that
may be read). To window the image down, set this register
to the starting Y value. Setting a value less than four is not
recommended since the dark rows should be read using
R0x0D.
4 Y 4–482 W
0X03 (3) WINDOW HEIGHT
8:0
Window Height Number of rows in the image to be read out (not counting
any dark rows or border rows that may be read).
1E0
(480)
Y 1–480 W
0X04 (4) WINDOW WIDTH
9:0
Window Width Number of columns in image to be read out (not counting
any dark columns or border columns that may be read).
2F0
(752)
Y 1–752 W
0X05 (5) HORIZONTAL BLANKING
9:0
Horizontal Blanking Number of blank columns in a row. Minimum horizontal
blanking is 43 columns.
05E
(94)
Y 43–1023 W
0X06 (6) VERTICAL BLANKING
14:0
Vertical Blanking Number of blank rows in a frame. This number must be
equal to or larger than four.
002D
(45)
Y 4–3000 W
0X07 (7) CHIP CONTROL
MT9V032
www.onsemi.com
21
Table 8. REGISTER DESCRIPTIONS
0X06 (6) VERTICAL BLANKING
2:0
Scan Mode 0 = Progressive scan.
1 = Not valid.
2 = Twofield Interlaced scan. Evennumbered rows are
read first, and followed by oddnumbered rows.
3 = Singlefield Interlaced scan. If start address is even
number, only evennumbered rows are read out; if start
address is odd number, only oddnumbered rows are
read out. Effective image size is decreased by half.
0 Y 0, 2, 3 W
3 Sensor Master/Slave
Mode
0 = Slave mode. Initiating exposure and readout is allowed.
1 = Master mode. Sensor generates its own exp
sure and readout timing according to simultaneous/se-
quential mode control bit.
1 Y 0,1 W
4 Sensor Snapshot Mode 0 = Snapshot disabled.
1 = Snapshot mode enabled. The start of frame is triggered
by providing a pulse at EXPOSURE pin. Sensor master/
slave mode should be set to logic 1 to turn on this mode.
0 Y 0,1 W
5 Stereoscopy Mode 0 = Stereoscopy disabled. Sensor is standalone and the
PLL generates a 320 MHz (x12) clock.
1 = Stereoscopy enabled. The PLL generates a 480 MHz
(x18) clock.
0 Y 0,1 W
6 Stereoscopic
Master/Slave mode
0 = Stereoscopic master.
1 = Stereoscopic slave. Stereoscopy mode should be en-
abled when using this bit.
0 Y 0,1 W
7 Parallel Output Enable 0 = Disable parallel output. DOUT(9:0) are in HighZ.
1 = Enable parallel output.
1 Y 0,1 W
8 Simultaneous/
Sequential Mode
0 = Sequential mode. Pixel and column readout takes place
only after exposure is complete.
1 = Simultaneous mode. Pixel and column readout takes
place in conjunction with exposure.
1 Y 0,1 W
0X08 (8) SHUTTER WIDTH 1
14:0
Shutter Width 1 The row number in which the first knee occurs. This may be
used only when high dynamic range option (bit 6 of R0x0F)
is enabled and exposure knee point auto adjust control bit is
disabled. This register is not shadowed, but any change
made does not take effect until the following new frame.
1BB
(443)
N 1–32767 W
0X09 (9) SHUTTER WIDTH 2
14:0
Shutter Width 2 The row number in which the second knee occurs. This may
be used only when high dynamic range option (bit 6 of
R0x0F) is enabled and exposure knee point auto adjust
control bit is disabled. This register is not shadowed, but
any change made does not take effect until the following
new frame.
Shutter width 2 = (bits 14:0)
Note:
t
1
= Shutter width 1;
t
2
= Shutter width 2 – Shutter 1;
t
3
= Total integration – Shutter width 2.
1D9
(473)
N 1–32767 W
0X0A (10) SHUTTER WIDTH CONTROL
3:0
T2 Ratio Onehalf to the power of this value indicates the ratio of
duration time t
2
, when saturation control gate is adjusted to
level V2 to total integration when exposure knee point auto
adjust control bit is enabled. This register is not shadowed,
but any change made does not take effect until the following
new frame.
t
2
= Total integration × (½)
t2_ratio
.
4 N 0–15 W

MT9V032C12STMH-GEVB

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Optical Sensor Development Tools WVGA 1/3" GS CIS HB
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet