LTC®6950 1.4 GHz PLL with Clock Distribution

By Analog Devices Inc 46

LTC®6950 1.4 GHz PLL with Clock Distribution

Linear Technology's LTC6950 is a low-phase noise integer-N frequency synthesizer core with clock distribution. The LTC6950 delivers the low-phase noise clock signals demanded in high-frequency, high-resolution data acquisition systems.

The frequency synthesizer contains a full-low-noise PLL core with a programmable reference divider (R), a programmable feedback divider (N), a phase/frequency detector (PFD), and a low-noise charge pump (CP). The clock distribution section of the LTC6950 delivers up to five outputs based on the VCO input. Each output is individually programmed to divide the VCO input frequency by any integer from 1 to 63 and to delay the output by 0 to 63 VCO clock cycles. Four of the outputs feature very-low-noise, low-skew LVPECL logic signals capable of operation up to 1.4 GHz. The fifth output is selectable as either an LVDS (800 MHz) or CMOS (250 MHz) logic type. This output is also programmed to produce an output signal based on either the VCO input or the reference divider output.

EZSync Synchronization on LTC6950’s Clock Dividers

What is Linduino Video

LTC6950 Code

Features
  • Additive jitter: 18 fsRMS (12 kHz to 20 MHz)
  • EZSync multichip clock edge synchronization
  • Full-PLL core with lock indicator
  • –226 dBc/Hz normalized in-band phase noise floor
  • –274 dBc/Hz normalized 1/f phase noise
  • 1.4 GHz maximum VCO input frequency
  • Four independent, low-noise 1.4 GHz LVPECL outputs
  • One LVDS/CMOS configurable output
  • Five independently programmable dividers
  • Five independently programmable VCO clock cycle delays
  • ClockWizard software design and simulation tool support

ClockWizard GUI Streamlines the Design and Simulation Process
  • Find PLL parameters quickly
  • Show PLL frequency response and stability
  • Simulate output phase noise and jitter
  • Simulate output clock phase relationships based on EZSync settings
  • Read and write all device registers
  • Configure using a block diagram programming interface
  • Troubleshoot common setup problems
  • Import and export VCO, reference and output noise data

Categories

Top