By Silicon Labs 116
Silicon Labs Si540 utilizes advanced 4th generation DSPLL technology to provide an ultra-low jitter, low phase noise clock at any output frequency. The Si540 uses one simple crystal and a DSPLL IC-based technique to provide the desired output frequency. The device is factory-programmed to any frequency from 0.2 MHz to 800 MHz with <1 ppb resolution and maintains exceptionally low jitter for both integer and fractional frequencies across its operating range. The Si540 offers excellent reliability and frequency stability as well as guaranteed aging performance. On-chip power supply filtering provides industry-leading power supply noise rejection, simplifying the task of generating low jitter clocks in noisy systems that use switched-mode power supplies. The Si540 is available in a small industry-standard 3.2 mm × 5 mm footprint package, which is ideal for space constrained designs.
Features | Applications |
|
|
|
Silicon Labs Si540 Press Release